

Abstract

- Adoption of High-Level Synthesis (HLS) continues to grow
- Yet with continued need for “off-the-shelf” IP
- Libraries of HLS-ready C++/SystemC IP building blocks, e.g.
 - Math, linear algebra and trig functions
 - CORDIC algorithms
 - DSP operations including FIR filters and FFTs
 - Windowing classes to efficiently implement 1-d and 2-d algorithms
- Meeting the following requirements:
 - Optimized for Performance/Power/Area
 - Easy to use/configure/customize
 - High-Level Synthesis-ready
 - Proven

Need to efficiently verify these highly-configurable HLS IP blocks

Introduction

- Verify the HLS-ready C++ design IP
 - Prior to generation of RTL
- Within C++ testbench
 - C++ sim 50-500x faster than RTL simulation
- Using trusted RTL verification methodologies
 - PSS for re-targetable efficient CR stimulus
 - HLS-aware Code Coverage
 - Black-box Functional Coverage
 - Coverage database for viewing, merging, exclusions, etc.
 - Integration with Test/Verification Plan

```
17 void sobelTestBin(Grid)(Grid, ac_channel=1600,
18
19 #ifdef CLIP
20 static ac_window_2d_streamint_WN_SZ_WN_SZ_GRID_GRID
21 #endif defined HEDRON
22 static ac_window_2d_streamint_WN_SZ_WN_SZ_GRID_GRID
23 #endif defined WIN
24 static ac_window_2d_streamint_WN_SZ_WN_SZ_GRID_GRID
25 #endif defined BOUNDARY
26 static ac_window_2d_streamint_WN_SZ_WN_SZ_GRID_GRID
27 #endif
28 #endif
29 int tx,ty;
30 int tpx, tpy;
31
32 w.write(din[0][0], row_sz, col_sz); //write all
33
34 for(int i=0; i<GRID; i++){
35     for(int j=0; j<GRID; j++){
36         tpx = tpy = 0;
37         if(w.isValid(i,j)){
38             for(int r=0; r<WN_SZ; r++){
39                 for(int c=0; c<WN_SZ; c++){
40                     tpx += w.WN_SZ/2, c-WN_SZ/2)*x(f[i][c]);
41                     tpy += w.WN_SZ/2, c-WN_SZ/2)*y(f[i][c]);
42                 }
43             }
44         }
45     }
46 }
```

Measure and Close Coverage

- Test/Verification plan
 - Integration with coverage data
 - Measure progress towards coverage goals
- HLS-Aware Code Coverage
 - Statement, Branch, FEC, Toggle
 - Synthesis aware including implications of function inlining and loop unrolling on resultant RTL
- Black-box Functional Coverage
 - Define Covergroups, Coverpoints, Bins and Crosses
 - Specify when to sample
- Collect data in coverage database
 - Provides for viewing, merging, ranking, exclusions
- Coverage Closure flow
 - Measuring code coverage C++ design source
 - Statement, branch, FEC, toggle
 - Define and Measure functional coverage
 - Merging functional coverage with Test Plan
 - Merging coverage results
 - Applying desired exclusions
 - Adding tests as necessary

```
typedef enum ac_window_mode { AC_CLIP      = 1<<0,
                              AC_MIRROR    = 1<<1,
                              AC_WIN       = 1<<2,
                              AC_BOUNDARY  = 1<<3
                              } MyBCType;

CCOV_COVERGROUP_BEGIN( MyCCoverGroup_3, MyBCType, var1,
{
    // Coverpoint on ac_window_mode enum describing desired
    // CoverPoint<MyBCType> cp1 = AddCoverPoint("cp_data",
    cp1->AddFullRangeBin("FullRangeBin", (MyBCType)1, (My
    // Coverpoint on data values having mix of PointBins
    CcovPoint<dtype> cp2 = AddCoverPoint("cp_ImageSize",
    cp2->AddPointBin("PointBin_min", 0 );
    cp2->AddRangeBin("RangeBin_low", 1, 16383 );
    cp2->AddPointBin("PointBin_max", 16384 );
    // Coverpoint on image size using PointBins
    CcovPoint<int> cp3 = AddCoverPoint("cp_ImageSize",
    cp3->AddPointBin("PointBin_min", 4 );
    cp3->AddPointBin("PointBin_mid", 100 );
    cp3->AddPointBin("PointBin_max", 480 );
    // define desired crosses based on above coverpoints
    AddCoverCross("cross_cp1_cp2_cp3", cp1, cp2, cp3);
}
CCOV_COVERGROUP_END
```

Coverage Summary By Instance (56.71%)				
Instance	Branches	Expressions	Statements	
Search...	Search...	Search...	Search...	
Total	57.93%	50%	62.2%	
lac_window_2d_stream::operator++[with T = int; i...	-	-	100%	
lac_window_2d_stream::operator++[with T = int; i...	57.93%	50%	61.9%	

```
Ln# Hits Filename:
Item1
416
417
418 template<class T, int AC_WN_ROW, int AC_WN_COL, int
419 inline T &ac_window_2d_flag<T,AC_WN_ROW,AC_WN_COL,
420
421 #ifdef SYNTHESIS
422 #endif
423 #if ((!(AC_WNDEGAC_LIN_INDEX)) {
424 269891 assert((!(AC_WN_ROW/2 <= r) && (r <= AC_WN_ROW/2
425 269891 assert((!(AC_WN_COL/2 <= c) && (c <= AC_WN_COL/2
426 #) else {
427 0 assert((0 <= r) && (r <= AC_WN_ROW));
428 0 assert((0 <= c) && (c <= AC_WN_COL));
429 #endif
430
431 if ((!(AC_WNDEGAC_LIN_INDEX))
432 { return wouth_l[r+AC_WN_ROW/2][c+AC_WN_COL/2]; }
433 else
434 { return wouth_r[r][c]; }
```

2-D Convolution Windowing IP: Sobel Filter


```
ac_window_2d_stream<dType,K_SZ,K_SZ,NROW,NCOL,BC_MODE> window;
ac_flags_gen<NROW,NCOL> flags;
```

```
FRAME:do{
    if(window.canRead())data_in = input.read();

    flags.generate(data_in.TUSER, data_in.TLAST,sof,eof,sol,eol);
    window.slide_window(data_in,sof,eof,sol,eol);

    if(window.isValid()){
        KERNEL_Y:for(int i=0;i<K_SZ;i++){
            KERNEL_X:for(int j=0;j<K_SZ;j++){
                acc += window[i][j] * kernel[i][j];
                data_out.write(acc);
            }
        }
    }while(!window.eof)
```



Templated sliding window class



Verify the Windowing IP over the various template parameters:
Data Type, Kernel Size, Image Size and Boundary Condition

Synthesize the HLS C++


- Specify IP template parameters
 - Pixel Data Type
 - Image Size
 - Window Size
 - Boundary Condition
- Specify Synthesis constraints/directives
 - Latency and Throughput
 - Interface Synthesis
 - Memory Interfaces
 - Target Technology
- HLS to create the RTL
 - Sanity check using existing C++ tb



Develop Stimulus & Test Plan

Define Portable Stimulus

- Rule/graph based stimulus model
 - Variables, constraints, sequences
- Coverage strategy prioritizes goals
 - Coverpoints, crosses, scenarios
 - Improved coverage vs. directed or random
- Model is independent of environment
 - Can be wrapped in C++, SystemC, SV, etc.
 - Maintain random stability between environments




Create Test Plan

- Excel Add-In aids in the creation of xml-based Test (or Verification) Plan
- Sections and Entries derived from Requirements or Product Specification
- Links to desired cover items: CoverGroups, CoverPoints (bins), Crosses, etc.
- Export XML to UCDB for merging with coverage results

Section	Title	Description	Link	Type	Weight	Goal
1	covergroup	MyCCoverGroup_3_inst	MyCCoverGroup_3,MyCCoverGroup_3_inst	CoverGroup	0	100
2	Image Size				1	100
2.1	cp1	covers Image Size	MyCCoverGroup_3,MyCCoverGroup_3_inst:cp_ImageSize	CoverPoint	1	100
3	Boundary Condition				1	100
3.1	cp2	covers Boundary Cond	MyCCoverGroup_3,MyCCoverGroup_3_inst:cp_BoundaryCondition	CoverPoint	1	100
4	data				1	100
4.1	cp3	covers data range	MyCCoverGroup_3,MyCCoverGroup_3_inst:cp_data	CoverPoint	1	100
5	crosses				1	100
5.1	cp1Xcp2Xcp3	cross of cp1 cp2 cp3	MyCCoverGroup_3,MyCCoverGroup_3_inst:cross_cp1_cp2_cp3	Cross	1	100

Formally Verify the Generated RTL

- Sequential Logical Equivalence Checking and proof coverage technology
- SLEC “Advisor” points to non-converging code
 - Addresses the “all or nothing” problem in formal flows
 - Full proof vs. bounded proof



- 2-D property Checking
 - Un-initialized memory reads
 - Out of bounds array reads and write
 - Accumulator of native C type

Summary

C++ Design IP efficiently verified and ready for (re-)use!

- IP creation and re-use important component of HLS
 - Implemented in C++/SystemC
 - Easily and efficiently incorporate desired functionality/algorithm into design
- Verify these configurable IP blocks using trusted RTL methodologies
- Yet realize productivity gains by using High-Level Verification (HLV) techniques
- Providing for efficient verification at the C++ level